



# DI2CM

## I<sup>2</sup>C Bus Interface - Master

ver 4.01

### OVERVIEW

I<sup>2</sup>C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data transmission over a short distance between many devices. The DI2CM core provides an interface between a microprocessor / microcontroller and an I<sup>2</sup>C bus. It can work as a master transmitter or master receiver depending on working mode determined by microprocessor/microcontroller. The DI2CM core incorporates all features required by the latest I<sup>2</sup>C specification including clock synchronization, arbitration, multi-master systems and High-speed transmission mode. Built-in timer allows operation from a wide range of the clk frequencies.

### KEY FEATURES

- Conforms to v.3.0 of the I<sup>2</sup>C specification
- Master operation
  - *Master transmitter*
  - *Master receiver*
- Support for all transmission speeds
  - *Standard (up to 100 kb/s)*
  - *Fast (up to 400 kb/s)*
  - *Fast Plus (up to 1 Mb/s)*
  - *High Speed (up to 3,4 Mb/s)*
- Arbitration and clock synchronization
- Support for multi-master systems
- Support for both 7-bit and 10-bit addressing formats on the I<sup>2</sup>C bus

- Interrupt generation
- Build-in 8-bit timer for data transfers speed adjusting
- Host side interface dedicated for microprocessors/microcontrollers
- User-defined timing (data setup, start setup, start hold, etc.)
- Fully synthesizable
- Static synchronous design with positive edge clocking and synchronous reset
- No internal tri-states
- Scan test ready

### APPLICATIONS

- Embedded microprocessor boards
- Consumer and professional audio/video
- Home and automotive radio
- Low-power applications
- Communication systems
- Cost-effective reliable automotive systems

### DELIVERABLES


- ◆ Source code:
  - ◇ VHDL Source Code or/and
  - ◇ VERILOG Source Code or/and
  - ◇ Encrypted, or plain text EDIF netlist
- ◆ VHDL & VERILOG test bench environment
  - ◇ Active-HDL automatic simulation macros
  - ◇ ModelSim automatic simulation macros
  - ◇ Tests with reference responses

All trademarks mentioned in this document are trademarks of their respective owners.

<http://www.DigitalCoreDesign.com>  
<http://www.dcd.pl>

- ◆ Technical documentation
  - ◇ Installation notes
  - ◇ HDL core specification
  - ◇ Datasheet
- ◆ Synthesis scripts
- ◆ Example application
- ◆ Technical support
  - ◇ IP Core implementation support
  - ◇ 3 months maintenance
    - Delivery the IP Core updates, minor and major versions changes
    - Delivery the documentation updates
    - Phone & email support

## SYMBOL



## LICENSING

Comprehensible and clearly defined licensing methods without royalty per chip fees make using of IP Core easy and simply.

Single Site license option is dedicated for small and middle sized companies making its business in one place.

Multi Sites license option is dedicated for corporate customers making its business in several places. Licensed product can be used in selected branches of corporate.

In all cases number of IP Core instantiations within a project, and number of manufactured chips are unlimited. The license is royalty per chip free. There is no time of use restrictions.

There are two formats of delivered IP Core


- VHDL, Verilog RTL synthesizable source code called HDL Source
- FPGA EDIF/NGO/NGD/QXP/VQM called Netlist

## PINS DESCRIPTION

PIN	TYPE	DESCRIPTION
clk	input	Global clock
rst	input	Global reset
address(1:0)	input	Processor address lines
cs	input	Chip select
we	input	Processor write strobe
rd	input	Processor read strobe
scli	input	I <sup>2</sup> C bus clock line (input)
sdai	input	I <sup>2</sup> C bus data line (input)
datai(7:0)	input	Processor data bus (input)
datao(7:0)	output	Processor data bus (output)
sclo	output	I <sup>2</sup> C bus clock line (output)
sclhs	output	High-speed clock line (output)
sdao	output	I <sup>2</sup> C bus data line (output)
irq	output	Processor interrupt line

## BLOCK DIAGRAM

Figure below shows the DI2CM IP Core block diagram.



**CPU Interface** – Performs the interface functions between DI2CM internal blocks and microprocessor. Allows easy connection of the core to a microprocessor/microcontroller system.

**Control Logic** – Manages execution of all commands sent via interface. Synchronizes internal data flow.

**Shift Register** – Controls SDA line, performs data and address shifts during the data transmission and reception.

**Control Register** – Contains five control bits used for performing all types of I<sup>2</sup>C Bus transmissions.

**Status Register** – Contains seven status bits that indicates state of the I<sup>2</sup>C Bus and the DI2CM core.

**Clock Generator** – Performs generation of the serial clock.

**Input Filter** – Performs spike filtering.

**Clock Synchronization** – Performs clock synchronization.


**Arbitration Logic** – Performs arbitration during operations in multi-master systems.

**Timer** – Allows operation from a wide range of the input frequencies. It is programmed by an user before transmission and can be reprogrammed to change the SCL frequency.


All trademarks mentioned in this document are trademarks of their respective owners.

## IMPLEMENTATION

Figures below show the typical DI2CM implementations in system with Standard, Fast, Fast Plus and High-speed devices.



*DI2CM implementation in I<sup>2</sup>C-bus system with Standard, Fast and Fast Plus devices only*



*DI2CM implementation in I<sup>2</sup>C-bus system with High-speed devices*

<http://www.DigitalCoreDesign.com>  
<http://www.dcd.pl>

## PERFORMANCE

The following table gives a survey about the Core area and performance in the ALTERA® devices after Place & Route (all key features have been included):

Device	Speed grade	Logic Cells	F <sub>max</sub>
STRATIX-IV	-2	205	430 MHz
STRATIX-III	-2	205	430 MHz
STRATIX-II	-3	205	380 MHz
CYCOLNE-III	-6	258	280 MHz
CYCOLNE-II	-6	244	263 MHz
MERCURY	-5	290	210 MHz
STRATIX	-5	241	254 MHz
CYCLONE	-6	241	250 MHz
APEX II	-7	268	192 MHz
APEX20KC	-7	268	180 MHz
APEX20KE	-1	268	160 MHz
APEX20K	-1	268	122 MHz
ACEX1K	-1	287	135 MHz
FLEX10KE	-1	287	140 MHz
MAX 2	-3	241	187 MHz
MAX 7000AE	-5	137	67 MHz
MAX 3000A	-7	137	49 MHz

*Core performance in ALTERA® devices*

The main features of each Digital Core Design I<sup>2</sup>C compliant cores have been summarized in table below. It gives a briefly member characterization helping user to select the most suitable IP Core for its application.

Design	I <sup>2</sup> C specification version	Master operation	Slave operation	CPU interface	Passive device interface	Interrupt generation	Clock synchronization	Arbitration	7-bit addressing	10-bit addressing	Standard mode	Fast mode	Fast Plus mode	High-speed mode	User defined timing	Spike filtering
<b>DI2CM</b>	3.0	✓	-	✓	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
<b>DI2CS</b>	3.0	-	✓	✓	-	✓	✓	-	✓	-	✓	✓	✓	✓	✓	✓
<b>DI2CSB</b>	3.0	-	✓	-	✓	-	-	-	✓	-	✓	✓	✓	✓	-	✓
<b>DI2CMS</b>	3.0	✓	✓	✓	-	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

*I<sup>2</sup>C cores summary table*

## CONTACTS

For any modification or special request please contact to Digital Core Design or local distributors.

### **Headquarters:**

Wroclawska 94

41-902 Bytom, POLAND

*e-mail:* [info@dcd.pl](mailto:info@dcd.pl)

*tel.* : +48 32 282 82 66

*fax* : +48 32 282 74 37

### **Distributors:**

Please check <http://www.dcd.pl/apartn.php>