

# DFPMUL

## Floating Point Pipelined Multiplier Unit

ver 2.07

### OVERVIEW

The DFPMUL uses the **pipelined** mathematics algorithm to multiply two arguments. The input numbers format is according to IEEE-754 standard. DFPMUL supports single precision real number. Multiply operation was pipelined up to 7 levels. Input data are fed every clock cycle. The first result appears after latency depending on pipeline level and next results are available **each clock** cycle. Full IEEE-754 precision and accuracy were included.

### APPLICATION

- Math coprocessors
- DSP algorithms
- Embedded arithmetic coprocessor
- Data processing & control

### KEY FEATURES

- Full IEEE-754 compliance
- Single precision real format support
- Simple interface
- No programming required
- 7 levels pipeline
- Full accuracy and precision
- Overflow, underflow and invalid operation flags
- Results available at every clock
- Fully configurable
- Fully synthesizable, static synchronous design with no internal tri-states

### DELIVERABLES

All trademarks mentioned in this document are trademarks of their respective owners.

- ◆ Source code:
  - ◇ VHDL Source Code or/and
  - ◇ VERILOG Source Code or/and
  - ◇ Encrypted, or plain text EDIF netlist
- ◆ VHDL & VERILOG test bench environment
  - ◇ Active-HDL automatic simulation macros
  - ◇ ModelSim automatic simulation macros
  - ◇ Tests with reference responses
- ◆ Technical documentation
  - ◇ Installation notes
  - ◇ HDL core specification
  - ◇ Datasheet
- ◆ Synthesis scripts
- ◆ Example application
- ◆ Technical support
  - ◇ IP Core implementation support
  - ◇ 3 months maintenance
    - Delivery the IP Core updates, minor and major versions changes
    - Delivery the documentation updates
    - Phone & email support

### LICENSING

Comprehensible and clearly defined licensing methods without royalty per chip fees make using of IP Core easy and simply.

Single Site license option is dedicated for small and middle sized companies making its business in one place.

Multi Sites license option is dedicated for corporate customers making its business in several places. Licensed product can be used in selected branches of corporate.


In all cases number of IP Core instantiations within a project, and number of manufactured chips are unlimited. The license is royalty per chip free. There is no time of use restrictions.

There are two formats of delivered IP Core

<http://www.DigitalCoreDesign.com>  
<http://www.dcd.pl>

- VHDL, Verilog RTL synthesizable source code called HDL Source
- FPGA EDIF/NGO/NGD/QXP/VQM called Netlist


## SYMBOL



## PINS DESCRIPTION

PIN	TYPE	DESCRIPTION
clk	Input	Global system clock
rst	Input	Global system reset
en	Input	Enable computing
adatai[31:0]	Input	A data bus input
bdatai[31:0]	Input	B data bus input
datao[31:0]	Output	Data bus output
ofo	Output	Overflow flag
ufo	Output	Underflow flag
ifo	Output	Invalid flag

## BLOCK DIAGRAM



**Arguments Checker** - performs input data analyze against IEEE-754 number standard compliance. The appropriate numbers and information about the input data classes are given as the results to Main FP Pipelined Unit.

**Main FP Pipelined Unit** - performs floating point multiply function. Gives the complex information about the results and makes final flags settings.

**Result Composer** - performs result rounding function, data alignment to IEEE-754 standard, and the final flags setting.

## PERFORMANCE

The following table gives a survey about the Core area and performance in the ASIC devices (all key features have been included):

Device	Optimization	Gates	F <sub>max</sub>
0.25u typical	area	11 700	40 MHz
	speed	15 900	100 MHz
0.18u typical	area	10 600	70 MHz
	speed	14 500	150 MHz

*Core performance in ASIC devices*

## CONTACTS

For any modification or special request please contact to Digital Core Design or local distributors.

### Headquarters:

Wroclawska 94

41-902 Bytom, POLAND

e-mail: [info@dcd.pl](mailto:info@dcd.pl)

tel. : +48 32 282 82 66

fax : +48 32 282 74 37

### Distributors:

Please check <http://www.dcd.pl/apartn.php>