

# DoCD™

## 68HCXX - DCD on Chip Debug System ver 3.01

### OVERVIEW

The most important possibility for SoC designers are pre-silicon debugging. DCD has introduced into the market a new DCD D68HCXX and DF68XX IP Cores family with an **embedded Debug IP Core**.

**DCD on Chip Debug System (DoCD™)** prominently cuts debugging time. Integrating DCD IP Cores with a Hardware Assisted Debugger and Debug IP Core provides a powerful SoC development tool with advanced features.

The DoCD™ system consists of three major blocks:

- Debug IP Core
- Hardware Assisted Debugger - HAD
- Debug Software



The Debug IP Core block is a **real-time hardware debugger** provides access to whole chip registers, memories and peripherals connected to DCD's IP Core (Dx8051/Dx80390/DRPIC/DFPIC), and controls CPU work by **non-intrusive** method. A high-performance Hardware Assisted Debugger (**USB-DTAG**) is connected to the target system containing the DCD's core either in FPGA or ASIC. The Hardware Assisted Debugger manages communication between the

Debug IP Core inside silicon using DTAG protocol, and Debug Software using USB port.

### SYSTEM FEATURES

#### ◆ SOFTWARE BREAKPOINTS:

An unlimited number of software breakpoints can be set anywhere in the physical address space of the processor. This means that breakpoints can be set in Program Memory space, RAM and SFRs. If at least one software breakpoint is set program is executed in automatic step by step mode, with checking if certain breakpoint condition is met. Program execution is halted when breakpoint condition is already met, and its execution can be resumed at any time in any appropriate mode.

#### ◆ HARDWARE BREAKPOINTS:

The number of hardware breakpoints is limited to four in different address spaces. Like software breakpoints, hardware execution breakpoints can be set in Program Memory space, RAM and SFRs. Like their software counterparts, they stop program execution just prior to an instruction being executed. The difference is found in the method of program execution. In this case program is run with full clock speed (in real-time), and processor is halted when hardware signals true breakpoint condition.

#### ◆ MIXED MODE BREAKPOINTS:

Mixed breakpoint mode is also allowed and it means that software and hardware breakpoints are mixed in the system. This gives user a flexibility in the debugging. For example two different break conditions can be set at the same address space using software and hardware breakpoints. In each breakpoint mode halt means: CPU is halted and instruc-

tions are no longer being fetched, all peripherals running and are not affected by halt.

◆ **SCALED SOLUTION:**

Because many SoC designs have both power and gate limitations, DCD provides a scaled solution. Debug extensions can be scaled to control gate counts. The benefits are fewer gates, lower power and core size while trading off debug capability.

## Debug IP Core

The Debug IP Core can be provided as VHDL or VERILOG source code as well as CPLD/FPGA EDIF netlist depending on the customer requirements. Because many SoC designs have both power and area limitations, DoCD™ provides a scaled solution. Debug IP Core can be scaled to control gate count. The benefit is fewer gates for lower power and core size while trading off debug capability. Typically, all of the features are utilized in pre-silicon debug (i.e. hardware emulation or FPGA evaluation) with a lesser feature set shipped in final silicon.

## FEATURES

- Processor execution control
  - *Run, Halt*
  - *Reset*
  - *Step into instruction*
  - *Skip Instruction*
- Read-write all processor contents
  - *Program Counter (PC)*
  - *Program Memory*
  - *Data Memory*
  - *Special Function Registers (SFRs)*
  - *Accumulator A, B*
  - *Index registers X, Y*
  - *Condition Code Register - CCREG*
  - *Stack Pointer*
- Unlimited number of software breakpoints
  - *Program Memory*
  - *Data Memory*
  - *Special Function Registers (SFRs)*
- Hardware execution breakpoints
  - *Program Memory*
  - *Data Memory*
  - *Special Function Registers (SFRs)*

All trademarks mentioned in this document are trademarks of their respective owners.

- Hardware breakpoints activated at a
  - *certain program address (PC)*
  - *certain address by any write into memory*
  - *certain address by any read from memory*
  - *certain address by write into memory a required data*
  - *certain address by read from memory a required data*
- Automatic adjustment of debug data transfer speed rate between HAD and Silicon
- Three-wire communication interface
- Fully static synchronous design with no internal tri-states

## HAD

Hardware Assisted Debugger (HAD) is a hardware adapter that manages communication between the Debug IP Core inside silicon and a USB port of the host PC running DoCD™ Debug Software.

## FEATURES

- USB communication interface to target host at FULL speed
- Synchronous communication interface to Debug IP Core through DTAG interface
- Supports following I/O voltage standards
  - *3.3 Volt systems*
  - *2.5 Volt systems*
  - *1.8 Volt systems*
  - *1.5 Volt systems*
- Single power supply directly from USB
- Small physical dimensions

<http://www.DigitalCoreDesign.com>  
<http://www.dcd.pl>

## DEBUG SOFTWARE

The DoCD™ Software (DS) is a Windows® based application. It is fully compatible with nearly all existing 68XX C compilers and Assemblers. The DS allows user to work in two major modes: software simulator mode and hardware emulator mode. Those two modes assure possibility to pre-silicon software validation in simulation mode and then real-time debugging of developed software inside silicon – using emulator mode. Once loaded, the program may be observed in Source Window, run at full-speed, single stepped by machine or C-level instructions, or stopped at any of the breakpoints.

The DoCD™ Debug Software supports all DCD's D68XX and DF68XX IP Cores with their particular configurations.

## FEATURES

- Two working modes
  - hardware emulator
  - software simulator
- Source Level Debugging:
  - C line execution
    - Line by line
    - over function
    - out of function
    - skip line
  - ASM code execution
    - Instruction by instruction
    - over instruction
    - out of function
    - skip instruction
  - ASM, C source code view
- Symbol Explorer provides hierarchical tree view of all symbols:
  - modules
  - functions
  - blocks
  - variables
- Symbolic debug including:
  - variables
  - variable type
- Contents sensitive Watch window
- Unlimited number of software breakpoints
  - Program Memory
  - Internal (direct) Data Memory (DM)
  - Special Function Registers (SFR)

All trademarks mentioned in this document are trademarks of their respective owners.

- Real-time hardware breakpoints
  - Program Memory
  - Data Memory (DM)
  - Special Function Registers (SFR)
- Set/clear software or hardware breakpoints in Assembler and C Source Code
- Load Program Memory content from:
  - S19 HEX files
  - Intel HEX files
  - ELF/DWARF 2.0.0
  - IAR UBROF
- Auto refresh of all windows
  - Registers' A, B, CCREG, X, Y, SP, PC
  - Data Memory (DM)
  - Special Function Registers (SFR)
  - Timers / Counters
  - Compare / Capture Channels
  - UART – SCI
  - SPI
  - I/O Ports
- Dedicated windows for peripherals
- Configurable auto refresh time period with 1s step resolution
- Status bar containing number of actually executed instructions, number of clock periods and real processor speed rate
- The system runs on a Windows® 95/98/NT/2000/XP PC

## PINOUT

The following pins are used by DoCD™ debug IP Core.



PIN	TYPE	DESCRIPTION
docddatai	input	DoCD™ data input
docddatao	output	DoCD™ data output
docdclk	output	DoCD™ clock line

## AREA UTILIZATION

The following table give a survey about the Debug IP Core area in the FPGA and ASIC devices.

Device vendor	Area
ALTERA	760 LC
XILINX	380 Slices
ASIC	2800 gates

## D68HC11 AND DF6811

### MICROCONTROLLERS OVERVIEW

The main features of each DF68XX family member have been summarized in table below. It gives a briefly member characterization helping user to select the most suitable IP Core for its application. User can specify its own peripheral set (including listed below and the others) and requests the core modifications.

Design	Speed acceleration	Physical Linear memory space	Paged Data Memory space	Motorola Memory Expansion Logic	Real Time Interrupt	Data Pointers	READY for Prg. And Data memories	Compare\Capture	Main Timer System	SCI (UART)	I/O Ports	SPI M/S Interface	Watchdog Timer	Pulse accumulator	Interface for additional SFRs	DoCD Debugger	Size – ASIC gates
D6802	1	64k	64k	-	-	-	-	-	-	-	-	-	-	-	-	✓	3 900
D6803	1	64k	64k	-	-	-	-	-	-	-	-	-	-	-	-	✓	6 000
D6809	1	64k	64k	-	-	-	-	-	-	-	-	-	-	-	-	✓	9 000

DF6805	4.1	64k	64k	-	-	-	*	1/1*	1*	✓*	4	+	✓*	-	✓	✓	6 700
D68HC05	1.0	64k	64k	-	-	-	*	1/1*	1*	✓*	4	+	-*	-	✓	✓	6 700
DF6808	3.2	64k	64k	-	-	-	*	2/2*	1*	✓*	4	✓	✓*	-	✓	✓	8 900
D68HC08	1.0	64k	64k	-	-	-	*	2/2*	1*	✓*	4	✓	✓*	-	✓	✓	8 900

D68HC11E	1.0	64k	64k	-	✓	1*	*	5/3*	1*	✓*	4	✓	✓	✓	✓	✓	12 000
D68HC11F	1.0	64K	64K	-	✓	1*	*	5/3*	1*	✓*	7	✓	✓	✓	✓	✓	13 500
D68HC11KW1	1.0	1M	1M	✓	✓	1*	*	13/6*	3*	✓*	10	✓	✓	✓	✓	✓	21 000
D68HC11K	1.0	1M	1M	✓	✓	1*	*	5/3*	2*	✓*	7	✓	✓	✓	✓	✓	16 000
DF6811E	4.4	64k	64k	-	✓	1*	*	5/3*	1*	✓*	4	✓*	✓*	✓*	✓	✓	12 000
DF6811F	4.4	64k	64k	-	✓	1*	*	5/3*	1*	✓*	4	✓*	✓*	✓*	✓	✓	13 000
DF6811K	4.4	1M	1M	✓	✓	1*	*	5/3*	2*	✓*	7	✓	✓	✓	✓	✓	16 000

*D68HCXX family of High Performance Microcontroller Cores*

+ optional

\* configurable

## CONTACT

For any modification or special request please contact to Digital Core Design or local distributors.

### Headquarter:

Wroclawska 94

41-902 Bytom, POLAND

e-mail: [info@dcd.pl](mailto:info@dcd.pl)

tel. : +48 32 282 82 66

fax : +48 32 282 74 37

### Distributors:

Please check <http://www.dcd.pl/apartn.php>