


# DF6808



**8-bit Fast Microcontroller**



## COMPANY OVERVIEW

Digital Core Design is a leading IP Core provider and a System-on-Chip design house. The company was founded in 1999 and since the very beginning has been focused on IP Core architecture improvements. Our innovative, silicon proven solutions have been employed by over 300 customers and with more than 500 hundred licenses sold to companies like Intel, Siemens, Philips, General Electric, Sony and Toyota. Based on more than 70 different architectures, starting from serial interfaces to advanced microcontrollers and SoCs, we are designing solutions tailored to your needs.

## IP CORE OVERVIEW

The DF6808 is an advanced, 8-bit, MCU IP Core with highly sophisticated, on-chip peripheral capabilities. The DF6808 soft core is **binary-compatible with the industry standard Motorola 68HC08 8-bit microcontroller**. It can achieve a performance of **45 - 100 million** instructions per second. The DF6808 has a FAST architecture that is **3.2 times faster** compared to the original implementation. In the standard configuration, the core has major peripheral functions integrated on-chip. The DF6808 Microcontroller Core contains a full-duplex UART - Asynchronous Serial Communication Interface (SCI) and Synchronous Serial Peripheral Interface (SPI). The main 16-bit, free-running timer system has two input capture lines and two output-compare lines. Self-monitoring circuitry is included on-chip, to protect against system errors. The Computer Operating Properly (COP) watchdog system protects against software failures. An illegal opcode detection circuit provides a non-maskable interrupt if an illegal opcode is detected. Two software-controlled **power-saving modes** - WAIT and STOP are available to preserve additional power. These modes make the DF6808 IP Core especially attractive for **automotive and battery-driven applications**. The DF6808 is **fully customizable** - it is delivered in the exact configuration to meet your requirements. There is no need to pay extra for unused features and wasted silicon. It includes **a fully automated test bench with a complete set of tests**, allowing easy package validation, at each stage of the SoC design flow. Each DCD's DF68XX Core has built-in support for a proprietary Hardware Debug System called **DoCD™**. It's a **real-time hardware debugger** that provides debugging capability of a whole System-on-Chip (SoC). Unlike the other on-chip debuggers the **DoCD™** enables **non-intrusive debugging** of a running application. It can halt, run, step into or skip an instruction, and read/write any contents of the microcontroller, including all registers, and SFRs, including user-defined peripherals, data, and program memories.

### DESIGN FEATURES:

**ALL DCD'S IP CORES ARE TECHNOLOGY INDEPENDENT WHICH MEANS THAT THEY ARE 100% COMPATIBLE WITH ALL FPGA & ASIC VENDORS E.G.**

- **Altera / Intel,**
- **Xilinx / AMD,**

- **Lattice,**
- **Microsemi / Microchip, and others.**
- **TSMC**
- **UMC**
- **SK Hynix and others.**

## DESIGN FEATURES

- One global system clock
- Synchronous reset
- All asynchronous input signals are synchronized before internal use

## CPU FEATURES

- FAST architecture - **3.2 times faster** than the original implementation
- Software compatible with 68HC08 industry standard
- Configurable Harvard or Von Neumann architectures
- 11 times faster multiplication
- 64 bytes of System Function Registers space (SFRs)
- Up to 64K bytes of Data Memory
- Up to 64K bytes of Code Memory
- De-multiplexed Address/Data Bus to allow easy memory connection
- Two power saving modes: STOP, WAIT
- Ready pin allows Core to operate with slow program and data memories.
- Fully synthesizable
- Static synchronous design
- No internal reset generator or gated clock
- Positive edge clocking and no internal tri-states
- Scan test ready
- **800 MHz** of virtual clock frequency compared to original implementation
- USB, Ethernet, I2C, SPI, UART, CAN, LIN, HDLC, Smart Card interfaces available

## PERIPHERALS

The peripherals listed below are implemented in the standard configuration of D68HC11.

- **DoCD™ On-Chip Debugger**
  - Processor execution control
  - Read, write all processor contents
  - Hardware execution breakpoints
  - Three wire communication interface
- **Four 8-bit I/O Ports**
- **Interrupt Controller**
  - 7 interrupt sources
  - 7 priority levels
  - Dedicated Interrupt vector for each interrupt source
- **Main 16-bit timer/counter system**
  - 16 bit free running counter
  - Timer clocked by internal source
- **16-bit Compare/Capture Unit**
  - Two independent input-capture functions

- Two output-compare channels
- Events capturing
- Pulses generation
- Digital signals generation
- Gated timers
- Sophisticated comparator
- Pulse width modulation
- Pulse width measuring
- **SPI - Master&Slave Serial Peripheral Interface**
  - Supports speeds up  $\frac{1}{4}$  of system clock
  - Software selectable polarity and phase of serial clock SCK
  - System errors detection
  - Allows operation from a wide range of system clock frequencies (build-in 5-bit timer)
  - Interrupt generation
- **Full-duplex UART - SCI**
  - Standard non-return-to-zero format (NRZ)
  - 8 or 9 bit data transfer
  - Integrated baud rate generator
  - Noise, Overrun and Framing error detection
  - IDLE and BREAK characters generation
  - Wake-up block to recognize UART wake-up from IDLE condition
  - Three SCI related interrupts

## OPTIONAL PERIPHERALS

Optional peripherals (not included in the presented DF6808 Core) are also available. The optional peripherals can be implemented upon customer's request.

- **I2C bus controller - Master**
  - 7-bit and 10-bit addressing modes
  - NORMAL, FAST, HIGH speeds
  - Multi-master systems supported
  - Clock arbitration and synchronization
  - User defined timings on I2C lines
  - Wide range of system clock frequencies
  - Interrupt generation
- **I2C bus controller - Slave**
  - NORMAL speed 100 kbs
  - FAST speed 400 kbs
  - HIGH speed 3400 kbs
  - Wide range of system clock frequencies
  - User defined data setup time on I2C lines
  - Interrupt generation
- **PWM - Pulse Width Modulation Timer**
- **Fixed-Point arithmetic coprocessor**
- **Floating-Point arithmetic coprocessor IEEE-754 standard single precision**

## UNITS SUMMARY

**Control Unit** - Performs the core synchronization and data flow control. This module manages execution of all instructions. The Control Unit also manages execution of STOP instruction and wakes the processor up from the STOP mode.

**Opcode Decoder** - Performs an instruction opcode decoding and the control functions for all other blocks.

**ALU** - Arithmetic Logic Unit performs the arithmetic and logic operations, during execution of an instruction. It contains accumulator (A), Condition Code Register (CCREG), Index registers (X) and related logic like arithmetic unit, logic unit and multiplier.

**Bus Controller** - Program Memory, Data Memory & SFR's (Special Function Register) interface - controls access into the program and data memories and special registers. It contains Program Counter (PC), Stack Pointer (SP) register and related logic.

**Interrupt Controller** - DF6808 extended IC has implemented 7-level interrupt priority control. The interrupt requests may come from external pin (IRQ), as well as from particular peripherals. The DF6805 peripheral systems generate maskable interrupts, which are recognized only if the global interrupt mask bit (I) in the CCR is cleared. Maskable interrupts are prioritized, according to default arrangement established during reset. When interrupt condition occurs, an interrupt status flag is set, to indicate the condition.

**I/O Ports** - All ports are 8-bit general-purpose bi-directional I/O system. The PORTA, PORTB, PORTC, PORTD data registers have their corresponding data direction registers DDRA, DDRB, DDRC, DDRD, to control ports data flow. It assures that all DF6808's ports have full I/O selectable registers. Writes to any ports pins cause data to be stored in the data registers. If any port pins are configured as output, then data registers are driven out of those pins. Reads from port pins configured as input, causes that input pin is read. If port pins is configured as output, during read data register is read. Writes to any ports pins, not configured as outputs, do not cause data to be driven out of those pins, but the data is stored in the output registers. Thus, if the pins later become outputs, the last data written to port will be driven out the port pins.

**Timer & Compare** - The programmable timer is based on free-running 16-bit counter, with a fixed divide by four prescaler, plus input capture/output compare circuitry. The timer can be used for many purposes, including measuring pulse length of two input signals and generating two output signals. The timer has 16-bit architecture hence each specific functional segment is represented by two 8-bit registers. These registers contain the high and low byte of that functional block. Accessing the low byte of a specific timer function, allows full control of that function, however, an access of the high byte inhibits that specific timer function, until the byte is also accessed. Each of the input-capture channel has its own 16-bit time capture latch (input-capture register) and each of the output-compare channel, has its own 16-bit compare register. Additional control bits permit software to control the edge(s), that trigger each input-capture function and the automatic actions that result from output-compare functions. Although hardwired logic is included to automate many timer activities, this timer architecture is mainly a software-oriented system. This structure is easily adaptable to a very wide range of applications, although for some specific timing applications, it is not as efficient, as a dedicated hardware.

**Watchdog Timer** - Consist of a free running Timer CLK/2<sup>13</sup> and control logic. It can be enabled by software, by writing '1'



to the WDOG bit in MISC register (\$000C). Once enabled, the WDT Timer cannot be disabled by software. In addition, the WDOG bit acts as a reset mechanism for the WDT Timer. Writing logic one '1' to the WDOG bit, clears Watchdog counter and inhibits Watchdog timeout.

**SCI** – A full-duplex UART type, asynchronous system, using standard non return to zero (NRZ) format: 1 start bit, 8 or 9 data bits and a 1 stop bit. The DF6805 resynchronizes the receiver bit clock on all one to zero transitions in the bit stream. Therefore, differences in baud rate, between the sending device and the SCI, are not as likely to cause reception errors. Three logic samples are taken near the middle of data bit time and majority logic decides the sense for the bit. For the start and stop bits, seven logic samples are taken. Even if noise causes one of these samples to be incorrect, the bit will still be received correctly. The receiver also has the ability, to enter a temporary standby mode (called receiver wakeup), to ignore messages intended for a different receiver. Logic automatically wakes the receiver up, in time to see the first character of the next message. This wakeup feature greatly reduces CPU overhead in multi-drop SCI networks. The SCI transmitter can produce queued characters of idle (whole characters of all logic 1) and break (whole characters of all logic 0). In addition to the usual transmit data register empty (TDRE) status flag, this SCI also provides transmit complete (TC) indication that can be used in applications with a modem.

**SPI Unit** – Fully configurable master/slave Serial Peripheral Interface, which allows user to configure polarity and phase of serial clock signal SCK. It allows the microcontroller, to communicate with serial peripheral devices. It is also capable of interprocessor communications, in a multi-master system. A serial clock line (SCK) synchronizes shifting and sampling of the information, on the two independent serial data lines. SPI data are simultaneously transmitted and received. SPI system is flexible enough, to interface directly with numerous standard product peripherals, from several manufacturers. Data rates are as high as CLK/4. Clock control logic allows a selection of clock polarity and a choice of two fundamentally different clocking protocols, to accommodate most available synchronous serial peripheral devices. When the SPI is configured as a master, software selects one of four different bit rates for the serial clock. SPI automatically drives slave select outputs SSO[7:0] and address SPI slave device, to exchange serially shifted data. Error-detection logic is included, to support interprocessor communications. A write-collision detector indicates, when an attempt is made to write data to the serial shift register, while a transfer is in progress. A multiple-master mode-fault detector automatically disables SPI output drivers, if more than one SPI devices, simultaneously attempt to become a bus master.

**DoCD™** Debug Unit – A real-time hardware debugger, which provides debugging capability of a whole SoC system. Unlike other on-chip debuggers, **DoCD™** provides non-intrusive debugging of running application. It can halt, run, step into or skip an instruction, read/write any contents of microcontroller, including all registers, internal, external, program memories, all SFRs, including user defined peripherals. Hardware breakpoints can be set and controlled on program memory, internal and external data memories, as well as on SFRs. Hardware breakpoint is executed, if any

write/read occurs at particular address, with certain data pattern or without pattern. The **DoCD™** system includes three-wire interface and complete set of tools, to communicate and work with core in real time debugging. It is built as scalable unit and some features can be turned off by the user, to save silicon and reduce power consumption. When debugger is not used, it is automatically switched to power save mode. Finally, when debug option is no longer used, the whole debugger is turned off.

## PERFORMANCE

The following table gives a survey about the Core area and performance in **XILINX®** devices after Place & Route:

Device	Speed grade	Slices	F <sub>max</sub>
VIRTEX-IV	-12	1 686	87 MHz
VIRTEX-IIP	-7	1 672	77 MHz
VIRTEX-II	-6	1 696	68 MHz
VIRTEX-E	-8	1 689	37 MHz
VIRTEX	-6	1 689	32 MHz
SPARTAN-IIIIE	-4	1716	35 MHz
SPARTAN-III	-5	1699	44 MHz
SPARTAN-IIE	-7	1701	36 MHz
SPARTAN-II	-6	1691	38 MHz

The area utilized by each unit of the DF6808 core in vendor specific technologies is summarized in the following table.

Component	Area	
	[Slices]	[FFs]
CPU*	1 103	214
Main Timer	80	55
COM/CAP	90	60
Watchdog	31	14
SPI Interface	97	62
UART – SCI	214	124
I/O Ports	81	64
<b>Total area</b>	<b>1 696</b>	<b>593</b>

\*CPU – consisted of ALU, Control Unit and Instruction Decoder, Bus Controller with support for 64KB RAM, External IRQ pin Interrupt Controller

## DELIVERABLES

- Source code:
  - VERILOG or VHDL Source Code
  - VERILOG or VHDL test bench environment
    - Active-HDL automatic simulation macros
    - ModelSim automatic simulation macros
    - Tests with reference responses
  - Technical documentation
    - Installation notes
    - HDL core specification
    - Datasheet
  - Synthesis scripts
  - Example application

- Netlist
  - Netlist for selected FPGA family
  - Sample FPGA project
  - Technical documentation
    - HDL core specification
    - Datasheet
- Technical support
  - IP Core implementation
  - 12 months maintenance
    - Delivery of the IP Core and documentation updates
    - Phone & email support
    - Design consulting

## LICENSING

Comprehensible and clearly defined licensing methods without royalty-per-chip fees make use of our IP Cores easy and simple.

- **Single-Site license option** - dedicated to small and middle sized companies which run their business at one place.
- **Multi-Site license option** - dedicated to corporate customers which operate at several locations. The licensed

product can be used at selected company branches. In all cases the number of IP Core instantiations within a project and the number of manufactured chips are unlimited. There are no restrictions regarding the time of use.

There are two formats of the delivered IP Core that you can choose from:

- VHDL or Verilog RTL synthesizable source code (called HDL Source code)
- FPGA EDIF/NGO/NGD/QXP/VQM (called Netlist)

HDL Source code is suitable for ASIC and FPGA projects. The Netlist license is intended for FPGA projects only.

## CONTACT

### Digital Core Design Headquarters:

Wroclawska 94, 41-902 Bytom, POLAND

E-mail: [info@dcd.pl](mailto:info@dcd.pl)

tel.: +48 32 282 82 66

fax: +48 32 282 74 37

### Distributors:

Please check: [dcd.pl/contact-us/](http://dcd.pl/contact-us/)