


D2692



Dual Channel UART



COMPANY OVERVIEW

Digital Core Design is a leading IP Core provider and a System-on-Chip design house. The company was founded in 1999 and since the very beginning has been focused on IP Core architecture improvements. Our innovative, silicon proven solutions have been employed by over 300 customers and with more than 500 hundred licenses sold to companies like Intel, Siemens, Philips, General Electric, Sony and Toyota. Based on more than 70 different architectures, starting from serial interfaces to advanced microcontrollers and SoCs, we are designing solutions tailored to your needs.

IP CORE OVERVIEW

D26C92 bridge to APB, AHB, and AXI bus, it is a dual channel UART Core, **software compatible with SC26C92, SCC2692, and SCN2681**, with **added features and deeper FIFOs**. It contains: 8 character receiver, 8-character transmit FIFOs, watchdog timer for each receiver, mode register 0, extended baud rate, programmable receiver, and transmitter interrupts. The D26C92 Dual Universal Asynchronous Receiver/Transmitter (DUART) is a communication device that **provides two full-duplex asynchronous receiver/transmitter channels in a single package**. It interfaces directly with microprocessors and may be used in a polled or interrupt-driven system, plus, it provides a modem and DMA interface. An operating mode and data format of each channel can be programmed independently. Additionally, each receiver and transmitter can select its operating speed as one of 27 fixed baud rates, a 16X clock derived from a programmable counter/timer, or an external 1X or 16X clock. The baud rate generator and counter/timer can operate directly from a crystal or from external clock inputs. The ability to program the operating speed of the receiver and transmitter independently makes the UART particularly attractive for dual-speed channel applications, such as clustered terminal systems.

Watch the D2692 presentation on DCD's YouTube:



DESIGN FEATURES:

ALL DCD'S IP CORES ARE TECHNOLOGY INDEPENDENT WHICH MEANS THAT THEY ARE 100% COMPATIBLE WITH ALL FPGA & ASIC VENDORS E.G.

- **Altera / Intel,**
- **Xilinx / AMD,**
- **Lattice,**
- **Microsemi / Microchip,**
and others.
- **TSMC**
- **UMC**
- **SK Hynix**
and others.

KEY FEATURES

- Software compatible with SC26C92, SCC2692 and SCN2681 UARTs
- Configuration capability
- Dual full-duplex independent asynchronous receiver/transmitters
- 8 character FIFOs for each receiver and transmitter
- Programmable data format:
 - 5 to 8 data bits plus parity
 - Odd, even, no parity or force parity
 - 1, 1.5 or 2 stop bits programmable in 1/16-bit increments
- 16-bit programmable Counter/Timer
- Programmable baud rate for each receiver and transmitter selectable from:
 - 27 fixed rate
 - Other baud rates - at 16X
 - Programmable user-defined rates derived from a programmable counter/timer
 - External 1X or 16X clock
- Parity, framing, and overrun error detection
- False start bit detection
- Line break detection and generation
- Programmable channel mode:
 - Normal (full-duplex)
 - Automatic echo
 - Local loopback
 - Remote loopback
 - Multidrop mode (also called 'wake-up' or '9-bit')
- Multi-function 7-bit input port:
 - Can serve as clock, modem, or control inputs
 - Change of state detection on four inputs
- Multi-function 8-bit output port:
 - Individual bit set/reset capability
 - Outputs can be programmed to be status/interrupt signals
 - FIFO states for DMA and modem interface
- Versatile interrupt system:
 - Single interrupt output with eight maskable interrupting conditions
 - Output port can be configured to provide a total of up to six separate wire-ORable interrupt outputs
 - Each FIFO can be programmed for four different interrupt levels
 - Watch dog timer for each receiver
- Automatic wake-up mode for multidrop applications
- Start-end break interrupt/status
- Detects break which originates in the middle of a character
- Power down mode
- Receiver timeout mode
- **Available system interface wrappers:**
 - **AMBA - APB / AHB / AXI Bus**
 - **Altera Avalon Bus**
 - **Xilinx OPB Bus**

UNITS SUMMARY

Data Bus Buffer - Provides an interface between external

and internal data buses. It is controlled by the operation control block allowing read and write operations to take place between the controlling CPU and the DUART. **Operation Control** - Receives operation commands from the CPU and generates appropriate signals to internal sections to control device operation. It contains address decoding and read and write circuits to permit communications with the microprocessor via the data bus. **Interrupt Control** - A single active-Low interrupt output (INTR) is provided which is activated upon occurrence of any of eight internal events. Associated with the interrupt system are the Interrupt Mask Register (IMR) and the Interrupt Status Register (ISR). The IMR can be programmed to select only certain conditions to cause INTR to be asserted. The ISR can be read by the CPU to determine all currently active interrupting conditions. Outputs OP3-OP7 can be programmed to provide discrete interrupt outputs for the transmitter, receivers, and counter/timer. When OP3 to OP7 are programmed as interrupts, their output buffers are changed to the open drain active low configuration. These pins may be used for DMA and modem control. **BRG - Baud Rate Generator** - Operates from the oscillator or external clock input and is capable of generating 27 commonly used data communications baud rates ranging from 50 to 38.4K baud. Programming bit 0 of MR0 to a "1" gives additional baud rates to 230.4k. These will be in the 16X mode. A 3.6864MHz crystal or external clock must be used to get the standard baud rates. The clock outputs from the BRG are at 16X the actual baud rate. The counter/timer can be used as a timer to produce a 16X clock for any other baud rate by counting down the crystal clock or an external clock. The four clock selectors allow the independent selection, for each receiver and transmitter, of any of these baud rates or external timing signal. **Counter-Timer** - A programmable 16-bit divider that is used for generating miscellaneous clocks or generating timeout periods. These clocks may be used by any or all of the receivers and transmitters in the DUART or may be directed to an I/O pin for miscellaneous use. For Counter - Timer programming, please refer to the D2692's user manual. **Input Port** - The inputs to this unlatched 7-bit port can be read by the CPU by performing a read operation at address H'D'. A High input results in logic 1 while a Low input results in logic 0. D7 will always read as logic 1. The pins of this port can also serve as auxiliary inputs to certain portions of the DUART logic or modem and DMA control. Four change-of-state detectors are provided which are associated with inputs IP3, IP2, IP1 and IP0. A High-to-Low or Low-to-High transition of these inputs will set the corresponding bit in the input port change register. The bits are cleared when the register is read by the CPU. Any change-of-state can also be programmed to generate an interrupt to the CPU. **Output Port** - The output ports are controlled from five places: the OPCR register, SOPR, ROPR, the MR registers and the command register (CR). The OPCR register controls the source of the data for the output ports OP2 through OP7. The data source for output ports OP0 and OP1 is controlled by the MR and CR registers. Normally the data source for the OP pins is from the OPR register. The OP pin drives the inverted level (complement) of the OPR register. Example: when the SOPR is used to set the OPR bit to a logical 1 then the associated OP pin will drive a logical 0. The content of the OPR register is controlled by the "Set

Output Port Bits Command" and the "Reset Output Bits Command". These commands are at E and F, respectively. When these commands are used, action takes place only at the bit locations where ones exist. For example, a one in bit location 5 of the data word used with the "Set Output Port Bits" command will result in OPR(5) being set to one. The OP5 would then be set to Low State. Similarly, a one in bit position 5 of the data word associated with the "Reset Output Ports Bits" command would set OPR(5) to zero and, hence, the pin OP5 to a High State. Please note that these pins drive both high and low. However when they are programmed to represent interrupt type functions (such as RxRDY) they will be switched to an open drain configuration.

PROGRAMMING

The operation of the DUART is programmed by writing control words into the appropriate registers. Operational feedback is provided via status registers which can be read by the CPU. The addressing of the registers is described in Table 1. The contents of certain control registers are initialized to zero on RESET. Care should be exercised if the contents of a register are changed during operation, since certain changes may cause operational problems. For example, changing the number of bits per character while the transmitter is active may cause the transmission of an incorrect character. In general, the contents of the MR, the CSR, and the OPCR should only be changed while the receiver(s) and transmitter(s) are not enabled, and certain changes to the ACR should only be made while the C/T is stopped. Each channel has 3 mode registers (MR0, 1, 2) which control the basic configuration of the channel. Access to these registers is controlled by independent MR address pointers. These pointers are set to 0 or 1 by MR control commands in the command register "Miscellaneous Commands". Each time the MR registers are accessed the MR pointer increments, stopping at MR2. It remains pointing to MR2 until set to 0 or 1 via the miscellaneous commands of the command register. The pointer is set to 1 on reset for compatibility with previous Philips Semiconductors UART software. Mode, command, clock select, and status registers are duplicated for each channel to provide total independent operation and control. Refer to Table 2 for register bit descriptions. The reserved registers at addresses H'02' and H'0A' should never be read during normal operation since they are reserved for internal diagnostics.

APPLICATIONS

- Serial Data communications applications
- Modem interface
- Embedded microprocessor boards

PERFORMANCE

The following table gives a survey about the Core area and performance in **XILINX®** devices after Place & Route:

Device	LUTs/ Slices	Memory Blocks	F _{max} MHz
--------	--------------	---------------	----------------------

ZYNQ	859/435	4	214
ZYNQ 7000	788	2	250
KINTEX Ultra Scale	748	2	333
KINTEX 7	849/304	4	357
ARTIX 7	857/382	4	216
VIRTEX Ultra Scale	747	2	250
VIRTEX 7	854/428	4	320
VIRTEX 6	800/383	4	176
VIRTEX 5	860/296	4	226
VIRTEX 4	1 383/837	4	155
SPARTAN 6	875/281	4	139
SPARTAN 3E	1 335/816	4	104
SPARTAN 3	1 335/813	4	88

DELIVERABLES

- **Source code:**
 - VERILOG or VHDL Source Code
 - VERILOG or VHDL test bench environment
 - Active-HDL automatic simulation macros
 - ModelSim automatic simulation macros
 - Tests with reference responses
 - Technical documentation
 - Installation notes
 - HDL core specification
 - Datasheet
 - Synthesis scripts
 - Example application
- **Netlist**
 - Netlist for selected FPGA family
 - Sample FPGA project
 - Technical documentation
 - HDL core specification
 - Datasheet
- **Technical support**
 - IP Core implementation

- 12 months maintenance
 - Delivery of the IP Core and documentation updates
 - Phone & email support
 - Design consulting

LICENSING

Comprehensible and clearly defined licensing methods without royalty-per-chip fees make use of our IP Cores easy and simple.

- **Single-Site license option** - dedicated to small and middle sized companies which run their business at one place.

- **Multi-Site license option** - dedicated to corporate customers which operate at several locations. The licensed product can be used at selected company branches.

In all cases the number of IP Core instantiations within a project and the number of manufactured chips are unlimited. There are no restrictions regarding the time of use.

There are two formats of the delivered IP Core that you can choose from:

- VHDL or Verilog RTL synthesizable source code (called HDL Source code)

- FPGA EDIF/NGO/NGD/QXP/VQM (called Netlist)

HDL Source code is suitable for ASIC and FPGA projects. The Netlist license is intended for FPGA projects only.

CONTACT

Digital Core Design Headquarters:

Wroclawska 94, 41-902 Bytom, POLAND

E-mail: info@dcd.pl

tel.: +48 32 282 82 66

fax: +48 32 282 74 37

Distributors:

Please check: dcd.pl/contact-us/