


DMAC-RMII



10/100 Mb Media Access Controller with RMII



COMPANY OVERVIEW

Digital Core Design is a leading IP Core provider and a System-on-Chip design house. The company was founded in 1999 and since the very beginning has been focused on IP Core architecture improvements. Our innovative, silicon proven solutions have been employed by over 300 customers and with more than 500 hundred licenses sold to companies like Intel, Siemens, Philips, General Electric, Sony and Toyota. Based on more than 70 different architectures, starting from serial interfaces to advanced microcontrollers and SoCs, we are designing solutions tailored to your needs.

IP CORE OVERVIEW

DMAC-RMII bridge to APB, AHB, AXI bus, our innovative solution is a hardware implementation of media access control protocol defined by the IEEE standard. The DMAC-RMII, in cooperation with external PHY device, **enables network functionality in design**. It is able to transmit and receive Ethernet frames to and from the network. **Half and full duplex modes are supported**, as well as **10 and 100 Mbit/s speed**. The Core can work with wide range of processors: **8, 16 and 32 bit data bus**, either little or big endian byte order format. The DMAC-RMII **provides static configuration of PHY IC**. Please remember that our design is **technology independent** and thus can be implemented in variety of process technologies. This Core **strictly conforms to the IEEE 802.3 standard**.

Watch the DMAC-RMII presentation on DCD's You Tube:

As Seen On 

KEY FEATURES

- Conforms to IEEE 802.3-2002 specification
- Configurable width CPU interface with little or big endianess:
 - 8-bit
 - 16-bit
 - 32-bit
- Simple interface allows easy connection to CPU
- Narrow address bus (4 bits) with indirect I/O interface for transmitted and received data dual port memories
- Supports 10BASE-T and 100BASE-TX/FX IEEE 802.3 compliant MII PHYs
- Reduced Media Independent Interface (RMII) for connection to external 10/100 Mbps PHY transceivers
- Supports full and half duplex operation at 10 Mbps or 100 Mbps
- CRC-32 algorithm:
 - calculates the FCS nibble at a time
 - automatic FCS generation and checking
 - able to capture frames with CRC errors if required
- Dynamic PHY configuration by STA management interface
- Early receive and transmit interrupts to increase data

- throughput
- Programmable MAC address
- Promiscuous mode support
- Allows operation from a wide range of input bus clock frequencies
- Fully synthesizable
- Static synchronous design
- Positive edge clocking
- No internal tri-states
- Lite design, small gate count and fast operation
- Scan test ready
- **Available system interface wrappers:**
 - **AMBA - APB / AHB / AXI Bus**
 - **Altera Avalon Bus**
 - **Xilinx OPB Bus**

UNITS SUMMARY

Transmit module - Performs transmit management functions, sends frames to Ethernet medium.

Receive module - is responsible for receiving frames from the Ethernet. Provides necessary functions for frame decapsulation, CRC checking, address recognizing and error detection.

Synchronization logic - There are 3 clock domains in the DMAC-RMII core - this module performs synchronization between them.

TX RAM / RX FIFO RAM interfaces - Interfaces to external dual port memories used by the DMAC-RMII core, to store received and transmitted frames.

Control and I/O logic - This module provides interface to CPU/BUS. It exchanges data and control logic with transmit and receive modules, thus controls these, to perform transmit and receive operations.

STA - Station Management entity, enables communication with PHY, via simple serial management interface.

APPLICATIONS

- Embedded microprocessor boards
- Networking devices (Network Interface Cards, routers, switches)
- Communication systems

PERFORMANCE

The following table gives a survey about the Core area and performance in **XILINX®** devices after Place & Route (all key features included):

Device	Speed grade	Slices/LUTs	F _{max} [MHz] clk / rmiiclk
VIRTEX-6	-2	352/911 + 4 kB RAM	275 / 240
VIRTEX-5	-2	475/985 + 4 kB RAM	250 / 200
VIRTEX-4	-12	898/1 347 + 4 kB RAM	165 / 165
VIRTEX-II	-6	890/1 335 + 4 kB RAM	150 / 120
SPARTAN-6	-3	353/890 + 4 kB RAM	115 / 140
SPARTAN-3E	-5	895/1 333 + 4 kB RAM	110 / 90
SPARTAN-3	-5	898/1 341 + 4 kB RAM	100 / 85

DELIVERABLES

- **Source code:**
 - VERILOG or VHDL Source Code
 - VERILOG or VHDL test bench environment
 - Active-HDL automatic simulation macros
 - ModelSim automatic simulation macros
 - Tests with reference responses
 - Technical documentation
 - Installation notes
 - HDL core specification
 - Datasheet
 - Synthesis scripts
 - Example application
- **Netlist**
 - Netlist for selected FPGA family
 - Sample FPGA project
 - Technical documentation
 - HDL core specification
 - Datasheet
- **Technical support**
 - IP Core implementation
 - 3 months maintenance
 - Delivery of the IP Core and documentation updates
 - Phone & email support
 - Design consulting

LICENSING

Comprehensible and clearly defined licensing methods without royalty-per-chip fees make use of our IP Cores easy and simple.

- **Single-Site license option** - dedicated to small and middle sized companies which run their business at one place.

- **Multi-Site license option** - dedicated to corporate customers which operate at several locations. The licensed product can be used at selected company branches.

In all cases the number of IP Core instantiations within a project and the number of manufactured chips are unlimited. There are no restrictions regarding the time of use.

There are two formats of the delivered IP Core that you can choose from:

- VHDL or Verilog RTL synthesizable source code (called HDL Source code)

- FPGA EDIF/NGO/NGD/QXP/VQM (called Netlist)

HDL Source code is suitable for ASIC and FPGA projects. The Netlist license is intended for FPGA projects only.

CONTACT

Digital Core Design Headquarters:

Wroclawska 94, 41-902 Bytom, POLAND

E-mail: info@dcd.pl

tel.: 0048 32 282 82 66

fax: 0048 32 282 74 37

Distributors:

Please check: dcd.pl/contact-us/