DIGITAL CORE DESIGN

D8255

Programmable Peripheral Interface



COMPANY OVERVIEW

Digital Core Design is a leading IP Core provider and a System-on-Chip design house. The company was founded in 1999 and since the very beginning has been focused on IP Core architecture improvements. Our innovative, silicon proven solutions have been employed by over 300 customers and with more than 500 hundred licenses sold to companies like Intel, Siemens, Philips, General Electric, Sony and Toyota. Based on more than 70 different architectures, starting from serial interfaces to advanced microcontrollers and SoCs, we are designing solutions tailored to your needs.

IP CORE OVERVIEW

D8255 IP Core — Programmable I/O Controller for Embedded Systems

Versatile I/O Device Compatible with Intel CPUs and Beyond

The **D8255 IP Core** from DCD-SEMI is a **programmable input/output (I/O) device** designed for use with **Intel CPUs** and compatible with most other microprocessors. This **innovative IP Core** offers **24 programmable I/O pins**, divided into **two groups of 12 pins**, and supports **three major operating modes** for maximum flexibility in embedded system designs.

Operating Modes

MODE 0 — Basic Input/Output

Provides **simple input and output operations** without handshaking. Data can be written to or read from specified ports.
Key Features:

- Two 8-bit ports and two 4-bit ports
- Any port configurable as input or output
- 16 possible I/O configurations

MODE 1 — Strobed Input/Output

Enables **handshaking** for transferring data to or from a specified port using control signals.
Key Features:

- Two groups: **Group A** and **Group B**
- Each group contains one 8-bit data port and one 4-bit control/data port
- Inputs and outputs are **latched**
- 4-bit port manages control and status of the 8-bit data port

MODE 2 — Strobed Bidirectional Bus I/O

Provides **bidirectional communication** on a single 8-bit bus with **handshaking signals** and interrupt capabilities.
Key Features:

- Applicable to **Group A only**
- One 8-bit **bidirectional bus port (Port A)** and one 5-bit **control port (Port C)**
- Port C manages control and status of the 8-bit bus port
- Supports **interrupt generation** with enable/disable functions

Technology-Independent and Software-Configurable

The **D8255 IP Core** is **fully programmable via system software**, eliminating the need for external logic to interface with peripheral devices. Its **technology-independent design** makes it ideal for **FPGA, ASIC, and SoC implementations**, providing a flexible and reliable I/O solution for modern embedded systems.

Why Choose DCD-SEMI D8255 IP Core

- 24 **programmable I/O pins**, split into two groups
- Supports **three operating modes**: Basic I/O, Strobed I/O, and Bidirectional Bus I/O
- **Handshaking and interrupt support** for advanced system control
- Fully **software-configurable**, no external logic needed
- **Technology-independent design** suitable for FPGA, ASIC, and SoC integration
- Ideal for **microprocessor-based embedded systems and peripheral interfacing**

Copyright © 1999 - 2026 DCD - DCD-SEMI Sp. z o.o. All Rights Reserved.
All trademarks mentioned in this document are the property of their respective owners.

ALL DCD'S IP CORES ARE TECHNOLOGY AGNOSTIC, ENSURING 100% COMPATIBILITY WITH ALL FPGA AND ASIC VENDORS.

For technical specifications, integration support, or customization options, contact **info@dcd-semi.com**

KEY FEATURES

- Compatible with industry standard 8255
- 24 I/O lines individually programmed in 2 groups of 12:
  - Group A – Port A and upper half of Port C
  - Group B – Port B and lower half of Port C
- 3 major modes of operation
  - Mode 0 – Basic input/output
  - Mode 1 – Strobed Input/output
  - Mode 2 – Bi-directional Bus
- Control Word Read-Back Capability
- Direct Bit Set/Reset Capability
- Interrupt control functions
- No internal three states busses
- Fully synthesizable, technology independent source code.

DESIGN FEATURES

- One global system clock
- Synchronous reset
- All asynchronous input signals are synchronized before internal use
- All latches implemented in original 8255 devices are replaced by equivalent flip-flop registers, with the same functionality

UNITS SUMMARY

Data Bus Buffer – The Data Bus Buffer is used to interface the D8255, to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions, by the CPU. Control words and status information are also transferred through the data bus buffer.
Read/Write and Control Logic – The control logic block manages all of the internal and external transfers of both, Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both, A and B Control Groups.
Ports A, B, and C – The D8255 contains three 8-bit ports. All can be configured in a wide variety of functional characteristics by the system software, but each has its own special features or "personality", for further enhancement of the power and flexibility of the D8255.
Port A – One 8-bit data output latch/buffer and one 8-bit input latch buffer. Both „pull-up" and "pulldown" bus hold devices present on Port A.
Port B – One 8-bit data input/output latch/buffer. Only „pull-up" bus hold devices are present on Port B.
Port C – One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under mode control. Each 4-bit port contains a 4-bit latch and can be used for the control signal outputs and status signal inputs, in conjunction with ports A and B. Only „pull-up" bus hold devices are present on Port C.
Group A and Group B Controls – The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the D8255. The control word contains information, such as "mode"', "bit set", "bit reset", etc., that initializes the functional configuration of the D8255. Each of the Control blocks (Group A and Group B), accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.
– Group A – Port A and upper half of Port C
– Group B – Port B and lower half of Port C
The control word register can be both written and read. The figure on the right shows the control word format, for both Read and Write operations. When the control word is read, bit D7 will always be logic "1", as this implies control word mode information.

APPLICATIONS

- Embedded microprocessor boards
- Interface to the printer
- I/O component to interface peripheral
- equipment to the microcomputer system bus

PERFORMANCE

The following table gives a survey about the Core area and performance in **LATTICE FPGA** devices after Place & Route:

Device	Luts	F_{max}
ECP2-6	149	179 MHz
MACH X0	149	133 MHz
MACH X02	149	169 MHz
MACH X03	149	169 MHz

DELIVERABLES

- HDL Source Code
- Testbench environment
  - Automatic Simulation macros
  - Tests with reference responses
- Synthesis scripts
- Technical documentation
- 12 months of technical support

LICENSING

Comprehensible and clearly defined licensing methods without royalty-per-chip fees make use of our IP Cores easy and simple.
– Single-Site license option – dedicated to small and middle sized companies which run their business at one place.
– Remote Access license option – allows authorized users to access and use the licensed product from a remote location.

Copyright © 1999 - 2026 DCD - DCD-SEMI Sp. z o.o. All Rights Reserved.
All trademarks mentioned in this document are the property of their respective owners.

In all cases the number of IP Core instantiations within a project and the number of manufactured chips are unlimited. There are no restrictions regarding the time of use.

The IP is delivered in HDL Source code suitable for ASIC and FPGA projects.

CONTACT

DCD-SEMI Sp. z o.o. Headquarters:
Wroclawska 94, 41-902 Bytom, POLAND
E-mail: info@dcd.pl
tel.: +48 32 282 82 66
fax: +48 32 282 74 37
Distributors:
Please check: dcd.pl/contact-us/

Copyright © 1999 - 2026 DCD - DCD-SEMI Sp. z o.o. All Rights Reserved.
All trademarks mentioned in this document are the property of their respective owners.