D6802
8-bit Microprocessor
Description
The D6802 is an 8-bit MPU IP Core – synthesizable and fully compatible with the Motorola MC6802. It can be used as a direct replacement for the MC6802 Microprocessor. Two software-controlled power-saving modes – WAIT and HALT are available to preserve additional power. These modes make the D6802 IP Core especially attractive for automotive and battery-driven applications. It is fully customizable – delivered in the exact configuration, to meet your requirements. There is no need to pay extra for unused features and wasted silicon. The D6802 comes with a fully automated test bench with a complete set of tests, allowing easy package validation at each stage of the SoC design flow. Each DCD’s D68XX Core has built-in support for a proprietary Hardware Debug System – DoCD™. It is a real-time hardware debugger that provides debugging capability of a whole System-on-Chip (SoC). Unlike other on-chip debuggers, the DoCD™ provides non-intrusive debugging of running applications. It can halt, run, step into or skip instruction and read/write any contents of the microprocessor.
DESIGN FEATURES:
ALL DCD’S IP CORES ARE TECHNOLOGY INDEPENDENT WHICH MEANS THAT THEY ARE 100% COMPATIBLE WITH ALL FPGA & ASIC VENDORS E.G.
- Altera / Intel,
- Xilinx / AMD,
- Lattice,
- Microsemi / Microchip,
and others. - TSMC
- UMC
- SK Hynix
and others.
Key features
- Cycle compatible with original implementation
- Software compatible with MC6802 industry standard
- De-multiplexed Address/Data Bus, to allow easy memory connection
- Two power saving modes: HALT, WAIT
- Fully synthesizable
- Static synchronous design
- No internal reset generator or gated clock
- Scan test ready
- USB, Ethernet, I2C, SPI, UART, CAN, LIN, HDLC, Smart Card interfaces available
IP Core | Architecture type | Memory space | DoCD | UART (SCI) | SPI M/S | IO Ports | Watchdog Timer | Timer | Compare / Capture | Pulse accumulator | READY pin | Chip Selects | Gatecount |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
DF6808 | fast | 64k | 4 | 1 | 2/2 | - | 8300 | ||||||
DF6805 | fast | 64k | 4 | 1 | 2/2 | - | 7000 | ||||||
D6802 | legacy | 64k | - | - | - | - | - | ||||||
D6803 | legacy | 64k | 4 | 1 | + | - | 6000 | ||||||
DF6802 | fast | fast | - | - | - | - | - | ||||||
DF6803 | fast | 64k | 4 | 1 | + | - | - | ||||||
DF6811F | fast | 64k | 7 | 1 | 5/4 | - | 14000 | ||||||
DF6811E | fast | 64k | 5 | 1 | 5/4 | - | 12000 | ||||||
DF6811K | fast | 1M | 10 | 3 | 13/6 | - | 21000 | ||||||
D68HC11E | legacy | 64k | 5 | 1 | 5/4 | - | 13000 | ||||||
D68HC11F | legacy | 64k | 7 | 1 | 5/4 | 4 | 13500 | ||||||
D68HC11K | legacy | 1M | 10 | 3 | 13/6 | 4 | 21000 |
Features
DoCD Debugger
Power of Innovation is our primary target. That’s why our R&D focuses on every single IP Core detail. As a result of that concern, some unique solutions were born. One of them is the 68XX on-Chip Debugger (DoCD™), which is a complete debugging system dedicated for all 68XX Cores offered by DCD.
Read moreSimilar products
The D6803 is a synthesizable SOFT Microcontroller IP Core, fully compatible with the Motorola MC6803. It can be used as a direct replacement...
delivered in the exact configuration
power-saving mode - WAIT
I/O Wrapper
The DF6802 is an 8-bit synthesizable MPU IP Core, software-compatible with Motorola MC6802. It has an enhanced internal architecture which...
software compatible with MC6802
4 times faster than the original
power saving modes: HALT & WAIT
The DF6803 is a synthesizable SOFT MCU IP Core, fully software compatible with Motorola MC6803. It has an enhanced internal architecture which allows...
4 times faster than original 6803
software compatible with MC6803
I/O Wrapper making it pin compatible core