DOSPI
Serial Peripheral Interface – Master/Slave with single, dual, quad and octal SPI Bus support
Description
DOSPI bridge to APB, AHB, AXI bus, it is a revolutionary octal SPI designed to offer the fastest operations available for any serial SPI memory. It is flexible enough to interface directly with numerous standard product peripherals from several manufacturers. Moreover, the IP Core supports all 8, 16, 32 bit processors available on the market.
More details at DOSPI
DESIGN FEATURES:
ALL DCD’S IP CORES ARE TECHNOLOGY INDEPENDENT WHICH MEANS THAT THEY ARE 100% COMPATIBLE WITH ALL FPGA & ASIC VENDORS E.G.
- Altera / Intel,
- Xilinx / AMD,
- Lattice,
- Microsemi / Microchip,
and others. - TSMC
- UMC
- SK Hynix
and others.
Similar products
DOSPI bridge to APB, AHB, AXI bus, it is a revolutionary octal SPI designed to offer the fastest operations available...
+ The fastest available operations
+ For any serial SPI memory
+ Supports all 8, 16, 32-bit CPUs
DFSPI bridge to APB, AHB, AXI bus, it is a fully configurable SINGLE, DUAL, QUAD, and OCTAL SPI master/slave...
+ Set of software accessible control registers to execute any Flash memory command
+ Supports any device clock frequency, polarity and phase
+ Programmable baud rate generator
DQSPI bridge to APB, AHB, and AXI bus, it is a revolutionary quad SPI designed to offer the fastest operations...
+ The fastest available operations
+ For any serial SPI memory
+ Supports all 8, 16, 32-bit CPUs